Wireless sensor networks faces a number of challenges; a wireless sensor network which includes a number of sensor nodes must provide reliability and fault tolerance against a number of odds such as scalability, hardware, environmental conditions, power and energy factors. In this paper, we address these two issues of Reliability and Fault Tolerance using mirror nodes. We demonstrate that increased reliability can be achieved by using mirror nodes and the costs could be maintained by implementing the Direct Processor Access(DPA). Experimental results on the benchmarks data set show that our proposed system based on Direct Processor Access outperforms the other well-known methods such as the Distributed Deviation Detection, Distributed anomaly detection, Intrusion detection for routing attacks, Statistical en route filtering and Abnormal Relationship Tests(ART). The improvement in performance using DPA is very high, particularly, for the graphical and network processes (6.8 percent improvement). Statistical Tests also demonstrate higher fault tolerance and improvement in performance for our method. Finally, we show that our system is robust and is able to handle faulty sensor nodes without compromising performance.
INTRODUCTION
A wireless sensor network (WSN) is a collection of nodes organized in a network where each node consists of one or more microcontrollers, CPU's or DSP chips, a memory and a RF transceiver, a power source such as battery. It also accommodates various sensors and actuators. The nodes communicate without wire (wireless) and often organize itself after being deployed in an ad hoc fashion . The intrinsic properties of individual sensor nodes pose additional challenges to the communication protocols in terms of energy consumption.
The reliability or fault tolerance is yet another issue. Some sensor nodes may fail or be blocked due to lack of power, physical damage or environmental interference. The failure of sensor nodes should not affect the overall task of the sensor network.
Challenges of Wireless Sensor Networks
In monitoring sensor networks, data coming from various streams of the sensor nodes have to be examined dynamically and combined into normal patterns in order to detect potential anomalies. Due to the requirement for the support of mission critical applications in many cases, the sensors must possess mechanisms for securing communications and for validating the collected data. Several attack scenarios that exploit the weaknesses of WSNs has been identified and the scale of deployments of WSNs requires careful decisions and tradeoffs among various security measures. These issues are taken into consideration and mechanisms to achieve a higher level of security and reliability has been proposed in these networks.
WIRELESS SENSOR NETWORK WITH MIRROR NODES
In this investigation, we assign a mirror node for each master node. At a time only a single node will be activated, either master node or mirror node. The mirror node will be in active state only in the absence of the master node. Whenever master node is identified as faulty node, the primary node will activate the mirror node and isolate the master node from the sensor network. This process helps to improve the availability of the sensor networks during threats and disaster and its performance is shown in Fig 1 . 
Fig 1:Performance of sensor network with mirror nodes
In the previous investigation, the availability of the sensor networks was increased to the optimum level. But the sensor networks consist of a large number of sensor nodes and implanting a mirror node for each individual sensor node will increase the overall cost of the networks. If the cost of the network is more expensive than deploying traditional sensors, then the sensor network is not cost justified. From these comparisons we could conclude that introducing mirror nodes will obviously improve the performance of sensor networks. Hence sensor networks with mirror nodes can be implemented in real time systems where time constraints are strictly followed and cost factor is not an issue.
COST EFFECTIVE ARRAY BASED DPA
To increase the accessing speed and to attain an efficient memory access, a new methodology is employed in the proposed system. The methodology is termed as Array Methodology. By this methodology the processor will interact with the RAM device in an array fashion by which the RAM will be divided into arrays and each array will be allotted for a default program to be utilized. Thus the processor can access the data and codes easily, by searching in the specified memory location. By this procedure the value n will not represent the total cache memory space but it will represent only the value of an array. When a program needs more memory space than the allotted memory by using artificial intelligence we can combine the memory and utilize it to execute the program. The process of combining memory can be done by calculating the frequently used program or FIFO method. This method is highly applicable when we need to run a program which needs memory space less than n/11 in a high RAM capacity machine. In this methodology the work of the processor is simplified by allowing it to search in the allotted array.
Fig 5: Block Diagram of Array methodology Based CoProcessor Design
Another important concern that influences the processor performance is the heat sink designed for the IC and the design has to be chosen between its size and performance. The impact of CMOS technologies on substrate and metal line temperatures have resulted in improved reliability and better performance of the devices and interconnections. 74 % of processor failures are due to thermal factors and high power sources such as power dissipation, temperature relation, a method for full chip temperature calculation and implications on the design of high performance low power VLSI circuits. By spacing the memory in an array manner, the cache port's accessibility could be improved. This can be known from the percentage of hit ratio tabulated for the different programs.
EXPERIMENTS
The experiments comparing the performance of the various processors to be used in place of the mirror nodes and their time consumption are analyzed using the Benchmarks such as the Graphics Benchmarks, Network Benchmarks, Desktop Benchmark, etc.
Performance of multi core processors with DSP co processors
The performances of a multi core processor in improving the time factor for executing the graphical bench mark program, where a co processor is used along with a DSP processor and is shown in the following figure. The DSP co processor has to be designed in such a way that the sum of the clock speed of all the co processors should be equal to the clock speed of the processor which is used to enhance synchronization. The number of co processor depends on the speed of the processor. For instance, if P represents the speed of the processor having four co processors and each of the co processor's clock speed is Cp1, Cp 2, Cp 3 and Cp4 respectively, then the speed P of the DSP co processor is derived from the equation
The same programs were executed in a multi core processor in which the performance was measured initially. The clock speed of the processor is observed and accordingly the speed of the co processor is designed. When a single multi core processor has to be designed with a clock speed of 2 GHz, then two co processors are implemented, each with a clock speed of 1 GHz. Network Benchmark programs are also processed in the same manner and tabulated as below. Fig 11. shows the performance comparisons between a multi core processor without co processors and a multi core processor with DSP co processor in executing Graphical Benchmark and Network Benchmark Programs 
Performance of FPGA processors
To calculate the performance of different processors with graphical benchmark programs, initially the program is made to execute in an FPGA processor and the time to execute the program is observed. It is then compared with that of the benchmarks. From the above values, graphs are constructed for the program size and the corresponding time consumed, while executing in a multi core processor and an FPGA respectively. The comparison graph gives a conclusion that for the graphical benchmark programs, the multicore processor has a better efficiency than the FPGA processor.
The same process of testing can be carried out with networking benchmark programs to analyze the performance of FPGA processor with networking Benchmark programs. To analyze the performance of FPGA with network Benchmark programs, different programs are made to run in multi-core processor and FPGA processor and the time consumed to process is tabulated and its pictorial view is shown in Fig .7 .10. Analysing the perfomances of both the processors in executing graphical and desktop benchmark programs, the FPGA processor performs better than multi core processor in terms of time cosumption.
CONCLUSION
From the above results, we arrive at a conclusion that the introduction of mirror node either to a cluster of nodes or to each sensor node will result in increasing the performance of the sensor network and also the availability is increased to a maximum level. The method of introducing mirror node for each sensor node is not suitable for commercial application due to high cost factor. In systems where cost factor is an issue the later can be opted to improve the performance of the system. To overcome the difficulty that incurred due to high cost, we proposed a system, where a single node (DPA) is allocated for monitoring the remaining nodes in the cluster. If any of the monitored nodes produced anomalous data, then the faulty node would be isolated from the network and the monitoring node will take charge performing the tasks that needs to be done by the faulty node. Thus implementing substitute node for each cluster will improve the reliability of the sensor network and makes the sensor to work more efficiently in real time systems where strict constraints are followed to make the system work correctly.
This proposed system is designed for a static sensor network. It makes use of substitution nodes to ensure continuous flow of data even in case of base node failure. It can be extended to mobile adhoc networks. Future work involves increasing the number of nodes which increases the efficiency and effectiveness of metrological data collected from distributed set of sensor nodes. Also work can be done by using a scalable network to increase the performance. Cloud computing could also be made use of, which offers many benefits, such as flexibility and instant access to the latest data and applications. But there are also risks, such as the dependency on high availability, high performance network connections, and not to forget about the least security and privacy.
